Free shipping on orders over $99
Designing with Xilinx (R) FPGAs

Designing with Xilinx (R) FPGAs

Using Vivado

by Sanjay Churiwala
Hardback
Publication Date: 16/09/2016

Share This Book:

  $219.00
or 4 easy payments of $54.75 with
afterpay
This item qualifies your order for FREE DELIVERY
This book helps readers to implement their designs on Xilinx (R) FPGAs. The authors demonstrate how to get the greatest impact from using the Vivado (R) Design Suite, which delivers a SoC-strength, IP-centric and system-centric, next generation development environment that has been built from the ground up to address the productivity bottlenecks in system-level integration and implementation. This book is a hands-on guide for both users who are new to FPGA designs, as well as those currently using the legacy Xilinx tool set (ISE) but are now moving to Vivado. Throughout the presentation, the authors focus on key concepts, major mechanisms for design entry, and methods to realize the most efficient implementation of the target design, with the least number of iterations.
ISBN:
9783319424378
9783319424378
Category:
Computer architecture & logic design
Format:
Hardback
Publication Date:
16-09-2016
Publisher:
Springer International Publishing AG
Country of origin:
Switzerland
Pages:
260
Dimensions (mm):
235x155x16mm
Weight:
5.32kg

This title is in stock with our Australian supplier and should arrive at our Sydney warehouse within 2 - 3 weeks of you placing an order.

Once received into our warehouse we will despatch it to you with a Shipping Notification which includes online tracking.

Please check the estimated delivery times below for your region, for after your order is despatched from our warehouse:

ACT Metro: 2 working days
NSW Metro: 2 working days
NSW Rural: 2-3 working days
NSW Remote: 2-5 working days
NT Metro: 3-6 working days
NT Remote: 4-10 working days
QLD Metro: 2-4 working days
QLD Rural: 2-5 working days
QLD Remote: 2-7 working days
SA Metro: 2-5 working days
SA Rural: 3-6 working days
SA Remote: 3-7 working days
TAS Metro: 3-6 working days
TAS Rural: 3-6 working days
VIC Metro: 2-3 working days
VIC Rural: 2-4 working days
VIC Remote: 2-5 working days
WA Metro: 3-6 working days
WA Rural: 4-8 working days
WA Remote: 4-12 working days

Reviews

Be the first to review Designing with Xilinx (R) FPGAs.