Free shipping on orders over $99
Formal Verification of Floating-Point Hardware Design

Formal Verification of Floating-Point Hardware Design

A Mathematical Approach

by David M. Russinoff
Paperback
Publication Date: 05/11/2019

Share This Book:

  $161.63
or 4 easy payments of $40.41 with
afterpay
This item qualifies your order for FREE DELIVERY

This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods.  Formal Verification of Floating-Point Hardware Design advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies.

 The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations.  Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding.  In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations.  As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions.  Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit.

 All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness.  They are presented here, however, in simple conventional mathematical notation.  The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra.  It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic.

 


ISBN:
9783030070489
9783030070489
Category:
Circuits & components
Format:
Paperback
Publication Date:
05-11-2019
Language:
English
Publisher:
Springer International Publishing AG
Country of origin:
Switzerland
Dimensions (mm):
233.93x155.96x21.34mm
Weight:
0.62kg

This title is in stock with our Australian supplier and should arrive at our Sydney warehouse within 2 - 3 weeks of you placing an order.

Once received into our warehouse we will despatch it to you with a Shipping Notification which includes online tracking.

Please check the estimated delivery times below for your region, for after your order is despatched from our warehouse:

ACT Metro  2 working days

NSW Metro  2 working days

NSW Rural  2 - 3 working days

NSW Remote  2 - 5 working days

NT Metro  3 - 6 working days

NT Remote  4 - 10 working days

QLD Metro  2 - 4 working days

QLD Rural  2 - 5 working days

QLD Remote  2 - 7 working days

SA Metro  2 - 5 working days

SA Rural  3 - 6 working days

SA Remote  3 - 7 working days

TAS Metro  3 - 6 working days

TAS Rural  3 - 6 working days

VIC Metro  2 - 3 working days

VIC Rural  2 - 4 working days

VIC Remote  2 - 5 working days

WA Metro  3 - 6 working days

WA Rural  4 - 8 working days

WA Remote  4 - 12 working days

Reviews

Be the first to review Formal Verification of Floating-Point Hardware Design.