Free shipping on orders over $99
System on Chip Design Languages

System on Chip Design Languages

Extended papers: best of FDL'01 and HDLCon'01

by Anne MignotteLynn Horobin and Eugenio Villar
Paperback
Publication Date: 03/12/2010

Share This Book:

  $249.75
or 4 easy payments of $62.44 with
afterpay
This item qualifies your order for FREE DELIVERY
This volume is the third in a series. It brings together a selection of the best papers from two international electronic design language conferences in 2001. The conferences are the Hardware Description Language Conference (HDLCon) in USA; the Forum on Design Languages (FDL), in Europe. The papers cover a range of topics, including: HDL specification and modelling languages including results from standardisation process: from specialised languages such as VHDL and Verilog to general purpose languages such as C++ (SystemC, SpecC) and Java; Analogue and mixed signal specification and design; System on chip, real time and embedded specifications; Real life experiences in using HDLs; and EDA vendors point of view describing future design tools that tilise HDLs, such as Web design environments, simulation, verification and synthesis tools. The results presented in these papers will help researchers and practising engineers to keep abreast of developments in this rapidly evolving field.
ISBN:
9781441952813
9781441952813
Category:
Compilers
Format:
Paperback
Publication Date:
03-12-2010
Language:
English
Publisher:
Springer-Verlag New York Inc.
Country of origin:
United States
Pages:
284
Dimensions (mm):
235x155x15mm
Weight:
0.46kg

This title is in stock with our Australian supplier and should arrive at our Sydney warehouse within 2 - 3 weeks of you placing an order.

Once received into our warehouse we will despatch it to you with a Shipping Notification which includes online tracking.

Please check the estimated delivery times below for your region, for after your order is despatched from our warehouse:

ACT Metro: 2 working days
NSW Metro: 2 working days
NSW Rural: 2-3 working days
NSW Remote: 2-5 working days
NT Metro: 3-6 working days
NT Remote: 4-10 working days
QLD Metro: 2-4 working days
QLD Rural: 2-5 working days
QLD Remote: 2-7 working days
SA Metro: 2-5 working days
SA Rural: 3-6 working days
SA Remote: 3-7 working days
TAS Metro: 3-6 working days
TAS Rural: 3-6 working days
VIC Metro: 2-3 working days
VIC Rural: 2-4 working days
VIC Remote: 2-5 working days
WA Metro: 3-6 working days
WA Rural: 4-8 working days
WA Remote: 4-12 working days

Reviews

Be the first to review System on Chip Design Languages.